



Medtronic

L Moon  
6/27  
P. 10412.00

## INVENTION DISCLOSURE FORM

**WARNING: Due to the confidential nature of this document, save it as a password protected document. Do not send this document through GroupWise.**

This is a WORD Template form. Press enter or tab to move to each field. Please fill out this form as completely as possible. If the allotted space is not sufficient, use a separate sheet. Have your manager sign the form and forward it to the Patent Section of the Law Department, MS301. Please attach any drawings and technical descriptions that are available and assemble copies of the background articles, books, advertisements, etc. for use by your patent attorney.

1.	Inventor(s)	Employee Number	Mail Stop	Home Address (Include Zip Code)
	Full Name(s)			518 W. San Ramo St., Gilbert, AZ 85233
	Mark Boone	22860	S578-10	1601E Westwind Way, Tempe, AZ 85283
	Ralph Danzl	23389	S578-22	14838 S. 30 <sup>th</sup> St., Phoenix, AZ 85048
	Paul Gerish	22224	S578-10	2173 E. Kempton Rd., Chandler, AZ 85225
	Mike Mattes	61277	S578-10	4847 E. Francisco Dr. #246, Phoenix, AZ 85044
	Tyler Mueller	24051	S578-10	2677 E. Libra St. Gilbert, AZ 85234
	Jeff Van Wagoner	33631	S578-22	

2. Title of Invention: Bumpable 1KV DMOS Device.

3. Summary of the Invention: 1000V vertical mosfet, which is bumpable, having a drain contact on the front surface of the die. Drain contact is made via a trench through the epit region down into the substrate. The mosfet obtains a low Ronson by having a high cell packing density, thus creating a multitude of current paths in parallel...

4. How have others addressed this problem (List and attach any patents, books, articles, devices, Medtronic or competitor's products, or other background materials you used or which may be prior art)? wire bond or other chip carriers

5. The invention is described on pages \_\_\_\_\_ of Lab Notebook No. \_\_\_\_\_. (Please attach copy).

See Medtronic Microelectronics Center Specification 3212963.

6. When was a device built which included the invention? Development is underway...

Who built it? Medtronic Microelectronics Center Where is it? 2343 W. 10<sup>th</sup> Place, Tempe, AZ 85281

Who has supporting documents? SST Organization has design rule flow and Wafer Fab has a Promis Process Flow

Who witnessed tests? \_\_\_\_\_ When and where? \_\_\_\_\_

7. Discuss the problems which the invention is designed to solve, referring to any prior devices of a similar nature with which you may be familiar. The invention provides a 1KV DMOS device which can be solder reflow attached to a circuit board. This invention eliminates the need for wirebondable devices.

8. State the advantages of the invention over presently known devices, systems or processes. The invention provides a bumpable, surface mountable 1KV DMOS device.

9. List all known and other possible uses for the invention. Other applicable high voltage device technologies

10. Specifically describe the invention and its operation. You may use and attach copies of sketches, prints, photographs and illustrations which should be signed, witnessed and dated. Use numbers and descriptive names in descriptions and drawings. See attached description and drawings

11. List all features of the invention that are believed to be novel. Etches in the <100> surface orientation to create a "trench" in the epitaxial silicon, allowing contact to the substrate-drain of the device (see Figure 11. A bumpable 1KV DMOS vertical mosfet.

12. Sale or Publication (Needed to establish the date of any printed publication, public use or sale, since no U. S. patent application may be filed after one year from such date.)

## Bumpable 1KV DMOS Device




Figure 1 – Bumpable 1KV DMOS Device Simplified Cross Section




Figure 2 – Packing Density of the Hexagonal MOSFET Cell Construction with Expanded View of Layout Cell

### DEVICE CLAIMS (General)

1. Trench etched in the <100> crystal orientation; Allows drain-substrate contact.
2. Centered Gate Bump allows a more consistent gate voltage across the die.
3. Metal on backside of wafer reduces R<sub>ds(on)</sub> of DMOS device.
4. Plurality of cells to maximize packing density of DMOS cells by using hexagonal cell construction.
5. Allows for smaller hybrid packaging area by eliminating the need for wire bonds and the space surrounding the die.
6. Field plates in the guardrings contact both metal and poly to alter the surface field potential.
7. Uses the patterned polysilicon as a blocking mask for the pbody implant.
8. For use in implantable medical devices.

Taken together we believe that the above claims, or subset, may be patentable.

### DEVICE CLAIMS (Specific)

1. Device having a pbody diffusion junction depth between 6-9μm.
2. Device having a p+ junction extending slightly farther than the pbody diffusion for improved avalanche/ruggedness.
3. Device having a p+ source/drain implant overlapping the n+ source region for use as a body contact.
4. Device having a poly gate width between 19-22μm.
5. Device having a mosfet cell pitch between 30-40μm.
6. Device having a threshold voltage between 2 and 4 volts.
7. Device having an on state resistance (R<sub>ds(on)</sub>) of less than approximately 0.8 micro-ohms/micron<sup>2</sup>.
8. Device having the ability to hold off a minimum of 1000 volts drain to source.


- a. If a device has been offered, or will be offered for sale, or used for profit or otherwise publicly disclosed, state when and to whom delivered and how used? n/a
- b. Has a printed description of this invention been made available to persons outside the company? How and when and was use restricted (e.g. licensing agreement, non-disclosure agreement, proprietary legends, etc.)?

Non-Disclosure Agreement

- \* Provided MCTL and PAD data to facilitate manufacture of the bump stencil.
- \* Test wafer(s) were sent to facilitate verification of the bump stencil.
- \* Discussed bumping near the drain contact/trench.

IC Interconnect  
1025 Eikton Drive,  
Colorado Springs, Colorado, USA 80907  
Phone: 719-533-1030  
Fax: 719-533-1021  
Email: [ic@icinterconnect.com](mailto:ic@icinterconnect.com)

13. Inventor(s) Signature(s) (REQUIRED):

Signature 

Date 

Manager's Comments

14. How is this invention important to your products, plans or goals?

Flip chip high power components are an important  
part of simplifying the hybrid assembly process.  
While the dies are soldered onto the back low volume  
high power and high speed is desirable.

15. Manager's Signature (REQUIRED):



Date   
Mail Stop 6-6

Signature  
Manager's Printed Name Pat F. Conklin  
Business Unit IC Interconnect

Manager: Please forward to Patent Section of Law Department, MS 301, upon completion of your review.

SGOPDC	DCOP Z003G.04
	Entry constraint: DONTCARE/DONTCARE/DONTCARE/DONTCARE
	Exit constraint: NOCHANGE/NOCHANGE/NOCHANGE/NOCHANGE
SGFNDC	DCOP Z014G.04
	Entry constraint: DONTCARE/DONTCARE/DONTCARE/DONTCARE
	Exit constraint: NOCHANGE/NOCHANGE/NOCHANGE/NOCHANGE
SGFODC	DCOP Z004G.03
	Entry constraint: DONTCARE/DONTCARE/DONTCARE/DONTCARE
	Exit constraint: NOCHANGE/NOCHANGE/NOCHANGE/NOCHANGE
SGNTDC	DCOP Z038G.02
	Entry constraint: DONTCARE/DONTCARE/DONTCARE/DONTCARE
	Exit constraint: NOCHANGE/NOCHANGE/NOCHANGE/NOCHANGE
SGPLDC	DCOP Z002G.03
	Entry constraint: DONTCARE/DONTCARE/DONTCARE/DONTCARE
	Exit constraint: NOCHANGE/NOCHANGE/NOCHANGE/NOCHANGE
\$GTOX	STRING D1-PANDA,D2-PANDA
\$LOTMPAN	STRING F7,F8,D5-GUAVA
\$MM1DC	DCOP Z011M.06
	Entry constraint: DONTCARE/DONTCARE/DONTCARE/DONTCARE
	Exit constraint: NOCHANGE/NOCHANGE/NOCHANGE/NOCHANGE
SMTLOP1	STRING A11K
SNRON	STRING P31_5E11#95KEV
\$NSOIMP	STRING WC583-P31_6.0E15#95KEV
SPADE	STRING PAD
SPAVIMP	STRING WZ250-B11_2E15#36KEV
SPCTDC	DCOP Z018P.02
	Entry constraint: DONTCARE/DONTCARE/wafers/DONTCARE
	Exit constraint: NOCHANGE/NOCHANGE/wafers/NOCHANGE
SPLNIMP	STRING WC589-P31_6.0E15#40KEV
SPLYDP	STRING SK_POLY
SPLYPHOS	STRING E4-TUNA
SPNTDC	DCOP Z043P.01
	Entry constraint: DONTCARE/DONTCARE/wafers/DONTCARE
	Exit constraint: NOCHANGE/NOCHANGE/wafers/NOCHANGE
SPPLDC	DCOP Z044P.01
	Entry constraint: DONTCARE/DONTCARE/wafers/DONTCARE
	Exit constraint: NOCHANGE/NOCHANGE/wafers/NOCHANGE
SPSDIMP	STRING WI314-B11_6.0E15#35KEY
SR2	STRING WTCBS-R2A
SR3	STRING WTCBS-R3A
SR35	STRING WTCBS-R35A
SR4	STRING WTCBS-R4A
SR5	STRING WTCBS-R5A
SR6	STRING WTCBS-R6A
SR61	STRING WTCBS-R61A
SR76	STRING WTCBS-R75A
SR8	STRING WTCBS-R8A
SREFLW	STRING D4-BURMA/E2-VEST
\$SECAN	STRING D5-LEMON/F5-LEMON
SSILNITROP	STRING CPNT685A
SSTMOX	STRING F8-ASPEN

001.000 STARTING\_MATERIAL Stage: START  
 Location : DIFF

Document :  
Desc. :  
Traceable: Update Supply      Trace Supply      Update Dest.  
Trace Dest.

Part	Attribute
001 NNEPIAA18	PRIMARY
002.000 CALL_PROCEDURE	<u>Stage:</u> DEFAULT
Procedure: ZESCRBIP	
Title : WAFER SCRIBE	-- 105MM WAFERS
003.000 CALL_PROCEDURE	<u>Stage:</u> DEFAULT
Procedure: ZENIT5SG	
Title : ACTIVE EXPOSE AND ETCN	
004.000 CALL_PROCEDURE	<u>Stage:</u> DEFAULT
Procedure: ZEFLD5DM	
Title : DMOS/ FIELD OX AND NTR REMOVAL	
005.000 CALL_PROCEDURE	<u>Stage:</u> DEFAULT
Procedure: ZENRNDMMS	
Title : N+ IMPLANT/GATE OXIDATION MODULE DMOS	
006.000 CALL_PROCEDURE	<u>Stage:</u> DEFAULT
Procedure: ZEPDP3SG	
Title : SU SAG W/POLY DEP/PHOS & IMPL.	
007.000 CALL_PROCEDURE	<u>Stage:</u> DEFAULT
Procedure: ZEPLVSDMS	
Title : POLY EXPOSE & ETCN DMOS	
008.000 CALL_PROCEDURE	<u>Stage:</u> DEFAULT
Procedure: ZEPBDYIM	
Title : P BODY & P+AVALANCHE IMPLANT/DRIVE MODULE	
009.000 CALL_PROCEDURE	<u>Stage:</u> DEFAULT
Procedure: ZEPBDSSG	
Title : P+S/D EXPOSE AND IMPLANT	
010.000 CALL_PROCEDURE	<u>Stage:</u> DEFAULT
Procedure: ZENSDSSG	
Title : N+S/D MASK AND IMPLANT SU	
011.000 CALL_PROCEDURE	<u>Stage:</u> DEFAULT
Procedure: ZEIDODMO	
Title : INTERLAYER DOPED OXIDE/WITHOUT ARGON IMPLANT	
012.000 CALL_PROCEDURE	<u>Stage:</u> DEFAULT
Procedure: ZECTN5SG	
Title : CONTACT STEPPER & ETCN 5u (NO CRSI)	
013.000 CALL_PROCEDURE	<u>Stage:</u> DEFAULT
Procedure: ZEBSCONTACT	
Title : BACKSIDE CONTACT MODULE FOR HIGH POWER MOSFET	
014.000 CALL_PROCEDURE	<u>Stage:</u> DEFAULT
Procedure: ZEMLODMS	
Title : METAL DEP SMTLDP1 LIFTOFF	
015.000 CALL_PROCEDURE	<u>Stage:</u> DEFAULT
Procedure: ZEPADBIP	
Title : PAD MODULE	
016.000 CALL_PROCEDURE	<u>Stage:</u> DEFAULT
Procedure: ZEFANEAL	
Title : FINAL ANNEAL MODULE	450 DEG
017.000 CALL_PROCEDURE	<u>Stage:</u> DEFAULT
Procedure: ZEKETHLY	

Title : KEITHLEY PROBE MODULE  
018.000 CALL\_PROCEDURE Stage: DEFAULT  
Procedure: ZEBGRALL  
Title : BACKGRIND MODULE - all processes  
019.000 CALL\_PROCEDURE Stage: DEFAULT  
Procedure: ZEBSMETAL  
Title : METAL DEP WAFER BACKSIDE (CALL ENG)  
020.000 CALL\_PROCEDURE Stage: DEFAULT  
Procedure: ZEFINVIS  
Title : Final Visual Inspection w/o pop.  
021.000 CALL\_PROCEDURE Stage: DEFAULT  
Procedure: ZETRNFER  
Title : WAFER TRANSFER  
022.000 MOVE\_TO\_LOCATION Stage: ENGINV  
Location : ENGINV

\*\*\*\*\*  
\*\*\*\*\*

Procedure : WTCBS-001A.04 PLANNABLE  
Title : 5μ DMOS W/BSCONTACT HIGH POWER MOSFET 150MM  
Owner : FIX Date created : [REDACTED]  
[REDACTED] 08:00  
Status : ACTIVE NOSTARTS Date last changed: [REDACTED]  
[REDACTED] 16:29  
Access category: Date activated : [REDACTED]  
[REDACTED] 09:48  
Procedure usage: PRIMARY\_PROCEDURE Main prod area : WAFERFAB  
ECN :  
Document : DEVICE WTCBS-001A.04

Material constraints

Identity type	Processing state	Main-Material type	Sub-Material
Entry: Nothing	Nothing	Nothing	Nothing
Exit : Identified	Normal	W = wafers	Nothing

No category has been specified.

No output part has been specified.

No material type conversions have been specified.

Parameter	Type	Value
\$BDIMP	STRING	WI680-B11_1.6E14@40KEV
\$BKGRND	STRING	19 MIL
\$CAPOX	STRING	DB-ORCID
\$D	STRING	WTCBS-001A
\$DCODC	DCOP	Z1290.02
	Entry constraint:	DONTCARE/DONTCARE/DONTCARE/DONTCARE
	Exit constraint:	NOCHANGE/NOCHANGE/NOCHANGE/NOCHANGE
\$DFODC	DCOP	Z0870.01
	Entry constraint:	DONTCARE/DONTCARE/DONTCARE/DONTCARE
	Exit constraint:	NOCHANGE/NOCHANGE/NOCHANGE/NOCHANGE
\$DGTDCC	DCOP	Z1470.01
	Entry constraint:	DONTCARE/DONTCARE/DONTCARE/DONTCARE
	Exit constraint:	NOCHANGE/NOCHANGE/NOCHANGE/NOCHANGE
\$DPOX	STRING	7K_7_P6G
\$DRFDC	DCOP	Z0890.01
	Entry constraint:	DONTCARE/DONTCARE/DONTCARE/DONTCARE
	Exit constraint:	NOCHANGE/NOCHANGE/NOCHANGE/NOCHANGE
\$DSTDC	DCOP	Z0880.01
	Entry constraint:	DONTCARE/DONTCARE/DONTCARE/DONTCARE
	Exit constraint:	NOCHANGE/NOCHANGE/NOCHANGE/NOCHANGE
\$ECTDC	STRING	NO_DATA_NEEDED
\$ENTDC	DCOP	Z060E.01
	Entry constraint:	DONTCARE/DONTCARE/wafers/DONTCARE
	Exit constraint:	NOCHANGE/NOCHANGE/wafers/NOCHANGE
\$FLDOX	STRING	D7-WHITE,F3-WHITE
\$FNLPAS	STRING	4K0X_4KNIT